If you need more lookups,
subscriptions start at $34 USD/month.
Garima Arora Location
Santa Clara, CA, US
Garima Arora Work
2022 -now Member of Technical Staff @
2020 -2022 Senior Silicon Design Engineer @
2017 -2020 Mixed Signal Design Engineer @
2017 -2017 Mixed Signal Pre-Silicon Verification Graduate Intern @
2016 -2016 Grader for EE450: Introduction to Networks @
2014 -2015 Junior Research Fellow @
2012 -2014 Senior Associate @
2011 -2011 Intern @
Garima Arora Education
University of Southern California
Master of Science (MS) (VLSI Design)
2015-2017
Thapar Institute of Engineering & Technology
Bachelor of Engineering (Electronics and Communication)
2008-2012
DAVPS, Ludhiana, Punjab
XII
1993-2012
Garima Arora Skills
Matlab
SystemVerilog
Microsoft Office
Cadence Spectre
Microsoft Word
Java
PowerPoint
Research
Microsoft Excel
Cadence Virtuoso
Xilinx ISE
English
VLSI
Verilog
VHDL
Perl
C
ModelSim
Windows
Outlook
Garima Arora Summary
Garima Arora, based in Santa Clara, CA, US, is currently a Member of Technical Staff at AMD. Garima Arora brings experience from previous roles at AMD, Intel Corporation and USC Viterbi School of Engineering. Garima Arora holds a 2015 - 2017 Master of Science (MS) in VLSI Design @ University of Southern California. With a robust skill set that includes Matlab, SystemVerilog, Microsoft Office, Cadence Spectre, Microsoft Word and more. Garima Arora has 3 emails and 6 mobile phone numbers on RocketReach.
Looking for a different Garima Arora?
Find contact details for 700 million professionals.