Eric Chiou Location

San Jose, CA, US

Eric Chiou Work

Eric Chiou Education

  • University of Southern California

    MS (Engineer)

    1996 - 1998
  • NCKU

    Bachelor of Science (BS) (Physics)

    1990 - 1994

Eric Chiou Skills

  • Simulations
  • Physical Design
  • Design
  • ASIC
  • Timing
  • Static Timing Analysis
  • Floorplanning
  • Low Power Design
  • VLSI
  • Clock Tree Synthesis

Eric Chiou Summary

Eric Chiou, based in San Jose, CA, US, is currently a Design Engineer at Intel Corporation. Eric Chiou brings experience from previous roles at Altera, IDT and Integrated Device Technology. Eric Chiou holds a 1996 - 1998 MS in Engineer @ University of Southern California. With a robust skill set that includes Simulations, Physical Design, Design, ASIC, Timing and more. Eric Chiou has 4 emails and 4 mobile phone numbers on RocketReach.

Looking for a different Eric Chiou?

Find contact details for 700 million professionals.

Others Named Eric Chiou

Top Intel Corporation Employees

How It Works
get free account
Get a Free Account
Sign up for a free account. No credit card required. Up to 5 free lookups.
search page
Search the #1 Contact Database
Get contact details of over 700M profiles across 60M companies – all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
get contact page
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.
G2 Leader Summer 2026 G2 Best Est ROI Mid-Market Summer 2026 G2 Easiest Admin Mid-Market Summer 2026 G2 Most Implementable Summer 2026 G2 Best Results Mid-Market Summer 2026 G2 Lead Capture Mid-Market Summer 2026 Inc Fastest Growing Private Companies 2026 Inc Best Workplace 2026
g2crowd
G2Crowd Trusted
chromestore
300K+ Plugin Users