2015 -
now Vice President, Architecture Validation and Design Verification @
2018 -
now General Manager, US Operation @ Denglin Technology
2014 -
2015 Director, Architecture Validation and Design Verification @
2008 -
2014 Manager, Design and Verification and Fpga Validation @
2006 -
2008 Staff Engineer @
2001 -
2006 MTS @
1997 -
2000 Senior Design Engineer @
Edward Yang Education
Santa Clara University
Master Of Science
1996
-
1997
Edward Yang Skills
Schedule Planning
RTL Development
Ethernet
ASIC
VHDL
SoC
Semiconductors
RTL design
FPGA
Metro Ethernet
EDA
IC
VLSI
Integrated Circuit Design
Device Drivers
Routers
Debugging
SystemVerilog
Verilog
TCL
Edward Yang Summary
Edward Yang, based in San Jose, CA, US, is currently a Vice President, Architecture Validation and Design Verification at Verisilicon Holdings Co., Ltd.. Edward Yang brings experience from previous roles at Denglin Technology, Vivante Corporation and Juniper Networks. Edward Yang holds a 1996 - 1997 Master Of Science @ Santa Clara University. With a robust skill set that includes Schedule Planning, RTL Development, Ethernet, ASIC, VHDL and more. Edward Yang has 2 emails on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.