Bachelor of Engineering (B.E.) (Electronics and Communication)
1992
-
1996
A. G. High School
Sheth C N Vidhayalaya
null
Divyang Patel Skills
Static Timing Analysis
ASIC
Physical Design
Synopsys Primetime
Clock Tree Synthesis
TCL
Perl
ASIC Timing Engineer
backend design
STA
Logic Synthesis
Timing Closure
Mixed Signal
Primetime
SoC
Low-power Design
VLSI
Semiconductors
Application Specific Integrated Circuits Asic
Low Power Design
Computer Hardware
Application Specific Integrated Circuits
Divyang Patel Summary
Divyang Patel, based in Cupertino, CA, US, is currently a Sr. Manager, Cellular SoC at Apple. Divyang Patel brings experience from previous roles at Apple and Intel Corporation. Divyang Patel holds a 1997 - 1998 MSE, Electrical Engineering in VLSI Design @ Arizona State University. With a robust skill set that includes Static Timing Analysis, ASIC, Physical Design, Synopsys Primetime, Clock Tree Synthesis and more. Divyang Patel has 1 emails and 2 mobile phone numbers on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.