Design Verification Engineer @ (March 2018 - October 2018)
Design Verification Engineer @ NXP (Formerly Freescale and Motorola) (October 2000 - July 2016)
Design and Verification Engineer @ (January 1997 - January 2000)
David Aceves Education
The University of Texas at San Antonio
Bachelor’s Degree (Electrical and Electronics Engineering)
David Aceves Skills
Application-Specific Integrated Circuits (ASIC)
CPF
Cadence
ClearCase
Code Coverage
Debugging
DesignSync
Engineering
Functional Verification
Gate Level Simulation
Low-power Design
Microcontrollers
Microsoft Excel
Microsoft Office
Microsoft Word
Mixed-Signal IC Design
Module Development
NC-Verilog
Perl
RTL Verification
Semiconductors
Simulations
System on a Chip (SoC)
SystemVerilog
TCL
Universal Verification Methodology (UVM)
Verilog
Verilog-AMS
David Aceves Summary
David Aceves, based in Austin, TX, US, is currently a Senior Design Verification Engineer at Everspin Technologies. David Aceves brings experience from previous roles at Sankalp Semiconductor, NXP (Formerly Freescale and Motorola) and Eureka Software. David Aceves holds a Bachelor’s Degree in Electrical and Electronics Engineering @ The University of Texas at San Antonio. With a robust skill set that includes Application-Specific Integrated Circuits (ASIC), CPF, Cadence, ClearCase, Code Coverage and more. David Aceves has 1 emails and 1 mobile phone numbers on RocketReach.
Looking for a different David Aceves?
Find contact details for 700 million professionals.