Senior Principal Application Engineer @ (July 2017 - April 2022)
Lead Application Engineer @ (August 2014 - June 2017)
Asic Development Design Engineer @ (February 2011 - January 2012)
Grading Assistant @ (September 2008 - December 2010)
Research and Development Intern @ (August 2010 - September 2010)
Research Assistant @ (August 2009 - April 2010)
Project Engineer @ Maharshi Electronic Systems (June 2007 - August 2008)
Internship Trainee @ (January 2007 - April 2007)
Darshil Shah Education
Santa Clara University
Master Of Science (Electrical Engineering)
2008-2010
Nirma University Of Science And Technology 2007
NIRMA University
Bachelors (Communication, Electronics)
2003-2007
Pulkit Secondary And Higher Secondary School 1995
Darshil Shah Skills
Root Cause Analysis
Engineering
Written Communication
Problem Solving
Presentations
Communication
Cadence Software
Benchmarking
Verilog
VHDL
Physical Design and Verification
Static Timing Analysis
SPICE
C
Integrated Circuit Design
FPGA
TCL
System Verilog
Xilinx
SystemVerilog
Embedded Systems
ModelSim
VLSI
ASIC
Debugging
Perl
Technology
Ic Design
Altera
Semiconductors
Design
Architecture
IC
Darshil Shah Summary
Darshil Shah, based in San Diego, CA, US, is currently a Senior Staff Soc Design Engineer at Intel Corporation. Darshil Shah brings experience from previous roles at Cadence Design Systems, Lsi, an Avago Technologies Company and Santa Clara University. Darshil Shah holds a 2008 - 2010 Master Of Science in Electrical Engineering @ Santa Clara University. With a robust skill set that includes Root Cause Analysis, Engineering, Written Communication, Problem Solving, Presentations and more. Darshil Shah has 3 emails and 1 mobile phone numbers on RocketReach.
Looking for a different Darshil Shah?
Find contact details for 700 million professionals.