Chen-Chi Lo, based in Taipei, Taiwan, is currently a ASIC performance architect at 谷歌. Chen-Chi Lo brings experience from previous roles at SiFive, Bitmain and Montage Technology, Inc. Chen-Chi Lo holds a 2005 - 2007 M.S. with Distinction, DSP and Communications in Electrical Engineering @ 國立臺灣大學. With a robust skill set that includes Semiconductors, Embedded Systems, IC, ASIC, SoC and more. Chen-Chi Lo has 3 emails on RocketReach.
Looking for a different Chen-Chi Lo?
Find contact details for 700 million professionals.