Product Marketing Manager - Vivado FPGA Design Suite @ (May 2013 - July 2019)
Member of Technical Staff - ASIC Hardware Engineer @ (July 2004 - May 2013)
Member of Technical Staff 3 - Hardware Engineer @ (July 2000 - June 2004)
Research Assistant - Computational Plasma Physics @ (January 1998 - January 2000)
Hardware Intern - Home and Building Controls Devision @ (June 1996 - June 1998)
Brian Lay Education
University of Illinois Urbana-Champaign
MS (Electrical Engineering)
1998-2000
University of Minnesota
BS (Electrical Engineering)
1994-1998
Brian Lay Skills
VLSI
Physical Design
Microprocessors
Logic Design
Static Timing Analysis
Perl
Circuit Design
ASIC
Cadence Virtuoso
SoC
Debugging
RTL design
Verilog
Processors
Photoshop
Testing
Design
Product Marketing
Leadership
PowerPoint
Brian Lay Summary
Brian Lay, based in Boulder, CO, US, is currently a Senior Manager - Vivado FPGA Software Application Engineer at AMD. Brian Lay brings experience from previous roles at Xilinx, AMD and Sun Microsystems. Brian Lay holds a 1998 - 2000 MS in Electrical Engineering @ University of Illinois Urbana-Champaign. With a robust skill set that includes VLSI, Physical Design, Microprocessors, Logic Design, Static Timing Analysis and more. Brian Lay has 3 emails and 1 mobile phone numbers on RocketReach.
Looking for a different Brian Lay?
Find contact details for 700 million professionals.