Aalap Patel's Location
Austin, TX, US
Aalap Patel's Work
- Sr. Customer Development Engineer @ Silicon Canvas
- Sr Application Engineer @ Cadence Design Systems
Aalap Patel's Education
- Arizona State University
MS (Electrical Engineering)
2000 - 2002 - Nirma Institute of Technology
BS (Electrical Engineering)
1996 - 2000
Aalap Patel's Skills
- EDA
- Physical Design
- VLSI
- RTL design
- Semiconductors
- Verilog
- SoC
- IC
- ASIC
- Static Timing Analysis
Aalap Patel's Summary
Aalap Patel, based in Austin, TX, US, is currently a Engineer at Apple, bringing experience from previous roles at Qualcomm, Advanced Micro Devices, Silicon Canvas and Cadence Design Systems. Aalap Patel holds a 2000 - 2002 MS in Electrical Engineering @ Arizona State University. With a robust skill set that includes EDA, Physical Design, VLSI, RTL design, Semiconductors and more, Aalap Patel contributes valuable insights to the industry. Aalap Patel has 6 emails and 1 mobile phone number on RocketReach.
5 free lookups per month.
Not the Aalap Patel you were looking for?
Find contact details for 700 million professionals.
Others Named Aalap Patel
-
4
-
View
Aalap Patel
Engineering Program Manager, Post Market Quality at Medtronic Diabetes
Irvine, California, United States31 -
ViewAalap Patel
Director, Access Marketing, Value Generation at Bristol Myers Squibb
Lawrence Township, NJ, US54 -
32
-
11
-
22
-
2
-
33
-
1
-
1
Top Apple Employees
-
35+
-
5+5+
-
11
-
5+5+
-
25+
-
5+5
-
21
-
5+3
-
45
-
34
-
32
-
43
-
34
-
25+
-
15
-
45+
-
View
Maha AlEmam
Managing Director Digital Strategy and Product, Apple Retail WW at Apple
San Francisco, CA, US24 -
14
How It Works
Get a Free Account
Sign up for a free account. No credit card required. Up to 5
free lookups / month.
Search
Search over 700
million verified professionals across 35 million companies.
Get Contact Info
Get contact details including emails and phone numbers
(business & personal).
G2Crowd Trusted
300K+
Plugin Users
